ABSTRACT

This invention relates to matched instruction set processor systems and a method, system, and apparatus to efficiently design and implement matched instruction set process systems using interconnected design components. The

5   method includes decomposing the matched instruction set processor system into interconnected design vectors. The method further includes analyzing and mapping the interconnected design vectors into specific hardware and software elements.